



ZBMCC Wafer Specification for M30P43K

-30V_{DS}/ ±20V_{GS}/-4.2A(I_D) P-Channel Enhancement Mode MOSFET	Wafer name	M30P43K
--	-------------------	----------------

i. Physical Characteristics

	<p>Die size: 986µm x 686µm (including scribe line) Gate: 149µm x 149µm Gross die / per 8" wafer =43500pcs/2=21750pcs</p> <p>For SOP-8 package Suggest Bonding wire: Gate: 1*42µm Cu Source: 6*42µm Cu</p>	
--	--	--

ii. Mechanical Data

Nominal Back Metal Composition, Thickness:	Ti- Ni - Ag, (1kA°-2kA°-10kA°)
Nominal Front Metal Composition, Thickness:	AlCu(0.004mm)
Wafer Diameter:	200mm, with 010 notch
Wafer Thickness:	175 µm
Scribe line width	60µm
Passivation	SiON

iii. Wafer Key Electrical Characteristics (CP Test)

Parameter	Description	Min.	Typ.	Max.	Test Conditions
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	-30V	-34V		V _{GS} = 0V, I _D = -250µA
I _{D(Device Ref.)}	Continuous Drain Current			-4.2A	T _J = 25°C
R _{DS(on)}	Static Drain-to-Source On-Resistance		40 mΩ	55 mΩ	V _{GS} = -10V, I _D = -1A
			58 mΩ	85 mΩ	V _{GS} = -4.5V, I _D = -1A
V _{GS(th)}	Gate Threshold Voltage	-1V	-1.5V	-3 V	V _{DS} = V _{GS} , I _D = -250µA
I _{DSS}	Drain-to-Source Leakage Current			1µA	V _{DS} = -24V, V _{GS} = 0V, T _J = 25°C
I _{GSS}	Gate-to-Source Leakage Current			±100nA	V _{GS} = ±20V

iv. R_{DS(ON)} after SOP-8 package

R _{DS(on)}	Static Drain-to-Source On-Resistance		43 mΩ	60 mΩ	V _{GS} = -10V, I _D = -4.2A
			65 mΩ	100 mΩ	V _{GS} = -4.5V, I _D = -4A